Abstract
The CERN accelerator complex in a few words
CERN is among the world's leading particle physics research centers. It's home to a complex of particle accelerators dedicated to fundamental research. Before getting injected into the flagship particle collider and highest energy machine of the complex, the Large Hadron Collider (LHC), the energy of the particles is increased in stages through a series of smaller, lowenergy accelerators, usually referred to as the LHC injectors.
The LHC Injectors Upgrade (LIU) project mandates the consolidation of the aging injectors, including the overhaul of several machine protection systems. These machines must respond to new, more stringent constraints in order to increase beam brightness in the LHC.
Beam loss monitoring at CERN
BLM systems are the cornerstone of the strategy for machine protection and beam setup at CERN. The detectors in the BLM system of the LHC, and at hadron accelerators in general, are mainly ionization chambers [1] . Fig. 1 shows such a detector. The active volume of these detectors is filled with a gas, which is ionized by incident particle showers. A bias high voltage applied to the chamber separates the resulting electrons and ions, which are then collected on a stack of electrodes. The resulting current signal, carrying a charge proportional to the energy deposited in the detector by the ionizing particles, is acquired and digitized by the front-end cards of the system. The digitized output is transmitted to the back-end cards, which calculate several moving window integrals of various durations for every channel. These running sums are then compared to the corresponding beam abort thresholds to determine whether the initiation of a beam dump is necessary. Fig. 1 An ionization chamber without its outer shell [2] . Notice the stack of parallel electrodes collecting the charges separated by the bias voltage.
In order to meet the exacting specifications in terms of failsafety and availability, various additional processes monitoring the status of the system have also been put in place in the LHC BLM system [3] .
The requirements of the LIU project include the development of a new BLM system, common to all injectors. Since the characteristics of the accelerators vary widely, the acquisition frequency and input dynamic range of the new system need to be superior to its predecessors, and it also accommodates more varied detector types [4] .
Detector connectivity checks
Currently, the LHC features the most comprehensive solution for supervising the connectivity of the BLM detectors and the functionality of the whole BLM system. This method, executable only while the accelerator is not in operation, enforces a connectivity check of each detector channel every 24 hours. It relies on inducing a sinusoidal modulation with a frequency of about 50 mHz and an amplitude of about 30 V in the bias high voltage of the detectors, then measuring the resulting modulation in the digitized output current. The correct operation of the entire signal chain is a prerequisite for the presence of the modulation at the output of the corresponding detector. In case of a defective cabling connection, the modulation will be absent. Moreover, variations in the amplitude and the phase of the modulation in the output signal have been associated to various deteriorations in the signal chain, therefore, this process can also be used to survey the integrity of the components [5, 6] .
An improved process must be elaborated, implemented, tested and integrated into the new BLM system for the injectors. The process should ensure a continuous functional supervision of the entire signal chain, from the detectors to the backend electronics.
Beam loss monitoring at the injectors
The accelerators of the injector complex are currently equipped with legacy BLM systems. At present, as imposed by the LIU project, the new BLM system intended to replace them is at an advanced stage of development. A prototype of the new system is installed in the laboratory and the first real installation operates at the Proton Synchrotron Booster (PSB) accelerator alongside the operational system. Another instance of the system is currently being installed at the Linac 4 accelerator, itself under installation and commissioning at the time of writing.
The new BLM system was designed with high performance and flexibility in mind, aiming to meet the demanding specifications for reliability and availability. Fig. 2 shows the signal acquisition and processing architecture of the system. Data processing relies on reconfigurable FPGA devices in order to ensure versatility and high data throughput, and to easily meet the varying requirements of the different accelerators. Contrary to the LHC system, all electronics will be installed in protected locations, thus radiation tolerance is not required.
The analog signal chain
In most locations throughout the injectors, ionization chambers identical to those used in the LHC will be installed as detectors for the new BLM systems. In order to keep them within the ionization operational range [1] , a bias high voltage of about 1500 V is employed. This high voltage is provided by a pair of Heinzinger NCE 3000 series high voltage power supplies connected in parallel through serial diodes, installed in each acquisition rack. The output voltage of the power supplies can be adjusted between 0 V and 3000 V through an analog setpoint input, and their output current is limited to 20 mA . This functionality is controlled by the BLECS module (see Section 2.3). Since the output voltage of the primary power supply is set about 50 V higher, the secondary power supply is idle in normal operation, while this configuration allows it to seamlessly take over powering the circuit in case the primary fails.
A high voltage distribution box provides connections for 64 detectors per rack. They are connected to the distribution box through high-voltage BNC cables of up to 200 m depending on the location. The shielding of the high voltage cables is cut at the detectors in order to avoid creating a ground loop through the shielding of the signal cable.
Each ionization chamber has a low-pass filter at its high voltage input. Since the output current of the power supply is limited, the capacitor of this low-pass filter supplies the electrical charge required if the detector sources high current due to an intense beam loss event. For each group of 4 channels, the high voltage distribution box features 1 MΩ serial resistors along with a resistor of 200 MΩ in parallel to the channels. This shunt allows a slow discharge of the filter capacitors in case the power is cut suddenly on the side of the power supply.
The output current of each detector is carried to the input of the electronics through custom-made triaxial signal cables for improved noise immunity. The length of these cables matches that of the corresponding high voltage cables.
We made a simulation model for part of the signal chain of a single detector channel. The results of the simulation are presented in Section 3.3 and the model itself is described in Appendix A.
Front-end electronics
Every acquisition rack hosts a front-end crate, which in turn accommodates up to eight front-end acquisition cards. Each of these cards has analog inputs for connecting eight detectors to an acquisition stage designed to be flexible and support various detector types. In order to stabilize the circuit against noise, a constant offset current is injected into every analog input in parallel to the signal under measurement. Along with ionization chambers, the use of other detector types such as diamond detectors, secondary emission monitors and Cherenkov monitors is foreseen in certain locations [4] .
The output current of the detectors has a very high dynamic range. In order to digitize it, a novel measurement technique based on a fully differential integrator [7] was implemented on the front-end acquisition modules. It allows acquiring currents between 10 pA and 200 mA. This range is covered by two different operational modes implemented by two separate circuits. At the upper end of the dynamic range, the current is converted into a voltage which is acquired directly by an ADC. Currents up to 100 μA , however, are always acquired by the fully differential integrator. The switching between the two modes is managed by the FPGA of the acquisition board, which is also responsible for transmitting the digitized values generated with a sampling rate of 500 kHz to the back-end card for processing [8] .
The fully differential integrator [8] , shown in Fig. 3 , features two integrator capacitors. At any given point in time, the input current is integrated on one of the capacitors, whose input point is at virtual ground, since the other input of the differential amplifier is grounded through the input switch. Meanwhile, the other capacitor is discharged at the same rate. When the voltage on the capacitor being charged crosses a threshold, the input switch flips and the capacitors change roles. At this moment, a voltage pulse referred to as count is generated. The frequency of the counts will be proportional to the average magnitude of the input current. In order to improve the resolution in current, the output voltage of the capacitors is sampled by an ADC, thus yielding partial counts. All this information is combined into a digitized current value by the FPGA of the acquisition card. 
Back-end electronics
A VME64x crate is also installed in every acquisition rack. It hosts up to eight back-end processing modules, a Linuxbased front end computer, accelerator timing receiver cards and a Combiner and Survey (BLECS) module.
The back-end cards receive the digitized data from the corresponding front-end over bidirectional optical links. The two FPGAs on these boards are responsible for calculating the running sums, comparing the values to the corresponding abort thresholds and assisting the decision concerning beam injection and circulation. They also publish the processed data and status information over the VME bus.
The BLECS card distributes accelerator timing and status signals throughout the VME crate. It also aggregates the beam dump requests coming from the processing cards and forwards them to the beam interlock system, and it supervises the system sanity check procedures [4] . Moreover, it also controls the high voltage power supplies through their analog setpoint inputs. Each of these lines is driven by the summed output of two 16-bit DACs. One of the DAC output voltages is scaled down through a voltage divider, which was foreseen to allow adding a modulation signal with a finer amplitude resolution to the coarser steady-state value.
Connectivity checks in the new BLM system 3.1 Connectivity checks in the literature
In the literature, various methods that can be interpreted as connectivity checks have been presented in a wide range of domains. In general, these methods involve measuring a transmission parameter of a two-port in some manner through its response to an excitation. Examples include the standard 4 -20 mA measurement technique [9] , the algorithmic minimization of the number of k-probe tests required for the connectivity verification of multi-chip module (MCM) substrates [10] and the quality control of through-silicon vias (TSV) in 3D integrated circuit technology [11] . Time domain reflectometry (TDR) [12] is employed to find fault locations in electrical wires [13] and optical fibers [14] , and also for measuring the electrical properties of soil [15] . The moisture content of soils is also often measured using time-domain transmissometry (TDT) [16] . More broadly interpreted connectivity checking also occurs in contexts such as wireless sensor networks [17] , power distribution networks [18] , graph theory [19] , linguistics [20] , zoology [21] and medicine [22] .
The detector connectivity checks in the BLM system of the LHC [5, 6] and the connectivity checks in the Transition Radiator Tracker (TRT) detector of the ATLAS experiment at CERN [23] are related methods from the field of particle accelerators. Less directly related topics from the same field include performance validation testing of the cathode strip chambers of the muon system of the CMS detector [24] and solder bump quality checking in the ATLAS pixel detector [25] .
Our aim is the development of an on-line connectivity check for the new BLM system, with particular emphasis on the functionality of the analog part of the signal chain. Many methods cited above are not applicable to this measurement because they rely on techniques which are not readily adaptable to our application. In some cases, connectivity checking is only mentioned in passing and appears to be carried out by human intervention before installation or during commissioning, which is clearly unsuitable for our purpose. Since we are measuring a current signal and there is no DC continuity from the high voltage power supplies to the acquisition electronics, methods based on the standard 4 -20 mA measurement technique are not applicable in our case, either. Since there is no readily available way of acquiring reflected waves at the high voltage power supplies, TDR also appears impractical. A quick attempt to assess detector connectivity through noise statistics inspired by the technique employed in the ATLAS TRT yielded discouraging results with our system.
The method presented in Section 3.3 draws inspiration from the detector connectivity checks in the BLM system of the LHC. The basic idea of this method can be interpreted as an adaptation of the TDT measurement principle.
A non-invasive approach
In order to assess the capabilities of the signal chain, an extensive series of measurements was executed with the prototype of the new BLM system [26] . The measurements showed that a prominent spectral component and several of its harmonics are consistently present in the digitized detector output current. The slowly varying frequency around 30 kHz of this signal corresponds to the switching frequency of the high voltage power supply (HVPS). Detecting these components appeared very appealing for a connectivity check, since it might allow probing the integrity of the signal chain without any intervention on the analog side, by simply post-processing the digital signal in parallel to the operational signal processing.
In order to detect these frequency components, we implemented a structure based on the resonator-based spectral observer (Fourier analyzer, FA) proposed by Péceli [27] , complemented by a frequency adaptation method based on that first suggested by Nagy [28] . As demonstrated in Fig. 4 , the processing is capable of tracking the slow drift of the frequency satisfactorily. It also estimates the amplitudes of the peaks we are aiming to detect with reasonable precision.
However, additional measurements have revealed that the way the parasitic signal generated by the HVPS is coupled into the signal chain restricts the potential usability of this method to a limited number of cases, so it was necessary to search for an alternative method. Resonator frequency HVPS frequency 
A modulation-based approach
Giving up the potential advantages offered by a non-invasive method, we then considered an approach based on modulating the bias high voltage of the detectors, inspired by the process operating in the LHC. Fig. 5 illustrates the signal chain. The high voltage power supplies of the BLM system are capable of producing a modulated output, even though they are not specified for AC voltages. Nevertheless, as revealed by the measurement campaign executed with the prototype system [26] , certain limitations need to be taken into account. In the current configuration, the maximum modulation amplitude supported by the BLECS card is approximately 250 V PP . With this amplitude, the power supplies produce a sine wave of good quality up to about 5 Hz , but at higher frequencies, a non-linear distortion starts appearing. Upon further investigation, the probable cause is that the power supplies are only active when the output voltage increases. Any decrease in voltage appears to rely on the output capacitors of the power supply discharging through the internal resistance and the load impedance, which results in an exponential decay limiting the maximum rate of voltage decrease on the output. If this limitation is taken into consideration, the cutoff frequency at the output of the power supplies is about 30 Hz.
We studied the frequency response beyond the power supplies using the simulation model presented in Appendix A. Our results, shown in Fig. 6 , indicate that we should expect a significant decrease in the upper cutoff frequency of the system with increasing high voltage cable length. For the simulation, the cable lengths were chosen to agree with those typical in the laboratory system and in the PSB installation: 3 m and 40 -110 m , respectively. For the injectors, a different modulation scheme is required than that used in the LHC, since the operation of the latter is marked by the recurrence of lengthy periods without beam, referred to as injection preparation. This means that there is time available to execute the connectivity checks requiring the machine to be out of operation, which take about 6 minutes in this implementation. On the other hand, the operation of the injectors is essentially uninterrupted, and we are aiming for continuous supervision. Therefore, it is a great advantage that the usable frequency range far exceeds that available in the LHC system. Even though the injectors operate continuously, this happens in pulsed mode. In the case of the PSB accelerator, the period of these pulses, referred to as a basic period of the machine, is 1.2 s. In every basic period, there is about 0.5 s without beam. In this time slot, connectivity check measurements can be executed while avoiding any interference with the operational beam loss measurements.
According to our measurements, if care is taken to start and stop the modulation at the steady-state value of the high voltage, neither of these operations causes transients in current. By exploiting this fact, we conceived a scheme where the modulation is started after the beam has been extracted from the machine and it is stopped before the new injection. We implemented this procedure in the firmware of the BLECS module for testing. We chose a swept-frequency sine signal (chirp) for the modulation in order to ensure a more unique signature than with a conventional sinusoid. Fig. 7 shows acquisitions of the digitized detector output current made in the lab and PSB systems. Even though no effort has been made to ensure numerical consistency, the tendencies we observe in the measurements are in perfect agreement with the predictions of our simulation: the frequency response in the laboratory is dominated by the cutoff frequency of the high voltage power supplies, while in the PSB installation, the length of the high voltage cables starts to play a significant role.
In order to detect the response to the excitation in the acquired signal, we implemented a matched filtering process on one of the FPGAs of the backend processing module using this excitation as reference. This process calculates the cross-correlation of the reference signal f to the incoming data stream g to evaluate their similarity:
Since the reference waveform is of finite duration, m is limited to a finite domain corresponding to the length of f . Additionally, the input data arrive as a stream, which makes the FPGA-based calculation of the cross-correlation straightforward. By storing the incoming samples of the signal stream in an appropriately sized circular buffer, then computing the inner product with the reference waveform whenever a new sample is received from the stream, we get a cross-correlation function value corresponding to an incremented n upon the arrival of each new sample. According to our tests executed in MATLAB, detection would be possible using the raw data at 500 ksps, however, the required processing resources would not fit into the FPGA at hand. Instead, we decided to use one of the running sums already calculated on the back-end processing module, with a window length of 1 ms. Then, in order to eliminate the influence resulting from beam losses, we apply windowing to the signal, setting all values to zero in the time period when beam is expected to be present. A typical crosscorrelation waveform obtained in the PSB is shown in Fig. 8 . The non-linear distortions caused by the frequency-dependent response of the signal chain are limited and appear to have a negligible impact on detectability, even though for simplicity, we chose to use the excitation signal as reference for the detection by cross-correlation instead of filtered acquisitions from each detector channel. The tenfold increase in running sum values is due to the longer window length, so that the features of the signal remain distinguishable in this noisier environment. The clipped peak at the start of the "Beam present" interval is a beam loss. 
Conclusions
Along with the abandoned approach, we presented a feasible and promising way of implementing a connectivity check in the beam loss monitoring system under development for the injectors at CERN. We have a partially working implementation of the corresponding process.
The algorithm still needs some improvement and there is also room for fine-tuning. Moreover, we will need to ascertain whether this method is suitable for surveying the integrity of the components of the signal chain, similarly to the procedure used in the LHC BLM system.
Appendix A The simulation model
Our model for simulating the frequency response of the analog signal chain is shown in Fig. 9 .
We decided not to attempt modeling the undisclosed internals of the real high voltage power supplies and used ideal voltage sources instead. In the high voltage distribution, D 1 and D 2 are 1N4007-type rectifier diodes, used for the parallel connection of the two power supplies as described in Section 2.1. D 3 is another 1N4007 diode, while R s is a serial resistor and R sh is the shunt resistor allowing a slow discharge of the input filters of the ionization chambers, placed ahead of each cluster of 4 chambers. R s = 1 MΩ , R sh = 200 MΩ .
The next stage in the model represents the Draka CBH50 type coaxial high voltage cable powering the chambers. According to the datasheet of the cable, the DC resistance of the conductors and the insulator capacitance can be ignored for our purposes. The mutual capacitance of the wires is 101 [29] . This, however, yields negligible values for jωL HV in our frequency range of interest, up to max. 1 kHz .
The ionization chamber was modeled using the component values of the RC filter at its input and the equivalent capacitance of a single ionization chamber [5] . R filter = 10 MΩ , C filter = 470 nF , C monitor = 312 pF .
The Draka CKC50 type coaxial signal cables were modeled based on considerations similar to those used for the high voltage cable. . The analog front-end card has an input impedance of 50 Ω , thus we used this value for R in .
Since the analog front-end cards digitize a current, we are interested in the value of the system input current i in in function of V AC . In order to have a setup similar to the actual operating conditions, we set V DC = 1500 V and V AC = 125 V .
As the impedance of C IC is three orders of magnitude higher than that of C filter at all frequencies, we can predict that the part of the model from C IC to R in will have little influence on the frequency domain behavior of the system. This part can be expected to mimic the behavior of the rest of the model, with currents reduced by three orders of magnitude. Then, since the impedance of L HV is negligibly small at the frequencies we are interested in, the frequency response of the system will be governed by the π filter consisting of C HV , R filter and C filter . C filter will yield the high-pass behavior independent of cable length, while C HV causes the low-pass effect dependent on cable length. 
